“A 76mW 500fps VGA CMOS Image Sensor with Time-Stretched Single-Slope ADCs Achieving 1.95 e– Random Noise” by Injun Park, Chanmin Park, Jimin Cheon, and Youngcheol Chae form Yonsei University and Kumoh National Institute of Technology, Korea:
Wednesday, February 20, 2019
Albert Theuwissen Reviews ISSCC 2019 - Part 2
The second part of Albert Theuwissen's review of image sensor session at ISSCC 2019 talks about “A Data Compressive 1.5b/2.75b Log-Gradient QVGA Image Sensor with Multi-Scale Readout for Always-On Object Detection” by Christopher Young, Alex Omid-Zohoor, Pedram Lajevardi, and Boris Murmann from Stanford University and Robert Bosch:
“A 76mW 500fps VGA CMOS Image Sensor with Time-Stretched Single-Slope ADCs Achieving 1.95 e– Random Noise” by Injun Park, Chanmin Park, Jimin Cheon, and Youngcheol Chae form Yonsei University and Kumoh National Institute of Technology, Korea:
“A 76mW 500fps VGA CMOS Image Sensor with Time-Stretched Single-Slope ADCs Achieving 1.95 e– Random Noise” by Injun Park, Chanmin Park, Jimin Cheon, and Youngcheol Chae form Yonsei University and Kumoh National Institute of Technology, Korea:
Subscribe to:
Post Comments (Atom)
the time-stretched SS-ADC is a very interesting idea! Congrats to Prof. Chae and his team!
ReplyDeleteI wonder about the time stretcher amp. Did they give details about it ?
ReplyDeleteI guess that time stretcher is a clock multiplier circuit like a PLL/DLL
DeleteI've added a slide explaining the time stretcher concept.
DeleteWhy not 5bit+5bit combination instread of 6bit+4bit in the second paper?
ReplyDeleteTotal clock cycles will be further reduced to 64 instead of 80.
I'd guess the limiting factor is the time stretcher inaccuracies, controls rise/fall time, and column-to-column variations. If not that, one could build a hierarchical chain of time stretchers and add another 5b to resolution.
DeleteIn the talk the authors mentioned that 6+4 is the optimum (in the case of a 10-bit). It is not only the number of clocks, but also the clocking frequency that counts.
DeleteThe faster the clock, the harder it must be to control inaccuracies due to rise/fall time, comparator speed etc ... . You may get some missing codes.
DeleteThat would be interesting to have INL & DNL FOM. Did the authors communicate on that ?
ReplyDeleteNot that I know of. They also did not address the issues of metastability or ambiguity. For example, what happens if MSB comparator changes at exactly clock edge - the MSB counter might count this as "1" while LSB logic might see it as "0" in that clock cycle.
DeleteBoth INL and DNL are shown. The issue of metastability is solved by measuring the time difference between the comparator output and NEXT clock edge of the counter.
ReplyDeleteSo, what happens when the time form the comparator switching is very close to the clock edge, almost simultaneously? How do you decide what is THIS clock edge and what is the NEXT one?
DeleteBoth INL and DNL are shown.
ReplyDeleteCare to share INL & DNL figures ?
ReplyDelete